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Abstract 
The Third Workshop on Using Emerging Parallel Architectures (WEPA), held in conjunction with ICCS 2011, provides a forum 
for exploring the capabilities of emerging parallel architectures such as GPUs, FPGAs, Cell B.E., and multi-cores to accelerate
computational science applications. 
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1. Introduction
Welcome to the Third Workshop on Using Emerging Parallel Architectures (WEPA). This workshop has been
motivated by the significant transformation of the computing landscape in recent years with the emergence of more 
powerful processing elements such as CUDA-enabled GPUs, FPGAs, and Cell/BE. On the multi-core front, Moore's 
Law has transcended beyond the single processor boundary with the prediction that the number of cores will double 
every 18 months. Going forward, the primary method of gaining processor performance will be through parallelism. 
Multi-core technology has visibly penetrated the global market.  Accordingly to the Top500 lists, the HPC landscape 
has evolved from supercomputer systems into large clusters of multi-core processors. Furthermore, GPUs, FPGAs 
and heterogeneous multi-cores have been shown to be viable computing alternatives, where certain classes of 
applications witness more than one order of magnitude improvement over their GPP counterpart.  Therefore, future 
computational science centres will employ resources such as FPGAs, GPUs and Cell architectures to serve as co-
processors to offload appropriate compute intensive portions of applications from the servers.  This workshop 
provides a forum for exploring the capabilities of emerging parallel architectures to accelerate computational science 
applications.  
The technical program was put together by the Workshop Chairs Bertil Schmidt and Douglas Maskell and 24 
members of a distinguished program committee. 13 submissions were reviewed by at least three experts in the field. 
Based on the reviews, 8 papers were selected for presentation at the workshop and inclusion in the workshop 
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proceedings. 
We wish to thank the program committee members for submitting thoughtful reviews and all authors who 
submitted high-quality manuscripts. We plan to continue the workshop next year. 
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3. List of accepted Papers 
1. 10x10: A General-purpose Architectural Approach to Heterogeneity and Energy Efficiency,  A.A. Chien, 
A. Snavely, M. Gahagan 
2. GPU-accelerated Chemical Similarity Assessment for Large Scale Databases, M. Maggionia, M.D. 
Santambrogioa, J. Liang 
3. Coarse Grained Parallelized Scientific Applications on a Cost Efficient Intel Atom Based Cluster, R. 
Geyer, A. Georgi, W.E. Nagel 
4. Massively parallel FPGA-based implementation of BLASTp with the two-hit method, L. Wienbrandt, S. 
Baumgartb, J. Bissel, F. Schatz, M. Schimmler 
5. High Performance Stencil Code Algorithms for GPGPUs, A. Schäfer, D. Fey 
6. A single processor approach for loosely synchronized execution of parallel flows on heterogeneous 
multicore, S. Louise, V. David, F. Calcado 
7. Performance comparison of designated preprocessing white light interferometry algorithms on emerging 
multi- and many-core architectures, M. Schneider, D. Fey, D. Kapusid, T. Machleidt 
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8. A Framework for Running the ADCIRC Discontinuous Galerkin Storm Surge Model on a GPU, M. 
DuChene, A.M. Spagnuolo, E. Kubatko, J. Westerink, C. Dawson 
